
The two issues that I need to resolve is how to handle BCLK and /CDIS. I need to keep /CDIS high during reset so that it does not multiplex the bus. I will just use external logic to multiplex. I guess that I can just have a BCLK line waving around and making noise, but I would rather not. After I handle /CDIS, I will finish the clock circuit.
No comments:
Post a Comment